INFORMATION DISCLOSURE CITATION IN AN APPLICATION	ATTY. DOCKET NO. 50006-128	SERIAL NO. 09/977,994
	APPLICANT Makoto NAGATA, et al.	
(PTO-1449)	FILING DATE October 17, 2001	GROUP 2857

U.S. PATENT DOCUMENTS

EXAMINER'S INITIALS	PATENT NO.	DATE	NAME	CLASS	SUBCLASS	FILING DATE

FOREIGN PATENT DOCUMENTS

EXAMINER'S INITIALS	PATENT NO.	DATE	COUNTRY	CLASS	SUBCLASS	Translation	
						Yes	No

OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)

JRW	M. Nagata, et al, "*Measurements and Analyses of Substrate Noise Waveform in Mixed-Signal IC Environment*" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 19, No. 6, June 2000, pages 671 - 678
JRW	M. Nagata, et al, *Measurements and Analyses of Substrate Noise Waveform in Mixed-Signal IC Environment*" Proceedings of the IEEE 1999 Custom Integrated Conference, May 1999, pages 575 - 578
JRW	M. Nagata, et al, "*Substrate Crosstalk Analysis in Mixed Signal CMOS Integrated Circuits*" Asia and South Pacific Design Automation Conference 2000 With EDA Technofair 2000. January 2000, pages 623 - 629
JRW	M. Nagata, et al, "*Physical Design Guides for Substrate Noise Reduction in CMOS Digital Circuits*" Proceedings of the IEEE 2000 Custom Integrated Circuits Conference, May 2000, Vol. 36, No. 3, pages 539 - 549
	K. Shimazaki, et al "*LEMINGS: LSI's EMI-Noise Analysis With Gate Level Simulator*" ~~Proceedings IEEE 2000 First International Symposium on Quality Electronic Design, March~~ 2000, pages 1 - 8

EXAMINER	DATE CONSIDERED
	11/21/02

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.